

10-23-00

A

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT APPLICATION TRANSMITTAL LETTER

Atty./Agent Docket No.: CE08159R

Mailing Date: October 20, 2000

Express Mail Label No.: EK414665457US

Assistant Commissioner for Patents
Box Patent Application
Washington, D.C. 20231

Dear Sir:

Transmitted herewith for filing under 37 CFR 1.53 (b) is a Nonprovisional Utility Patent Application:

☒ New Application; or

☐ Continuation; or ☐ Divisional; or ☐ Continuation-in-Part (CIP) Application of prior US application No. _____, filed on _____, having US Examiner _____, in Group Art Unit _____; of

Inventor(s): Luz et al.

For (Title): Automatic Gain Control with Digital Filtering for Radio-Frequency Communications System

This transmittal letter has 2 total pages.

Enclosed are:

☒ 3 sheets of drawings, along with 19 pages of specification, claims, and abstract.☒ Oath or Declaration Combined with Power of Attorney (4 pages)☒ Newly Executed (original or copy)☐ Copy from a prior application (if this is a Continuation/Division with no new matter)☐ Statement deleting named inventor(s) in prior application if this is a

Continuation/Division (See 37 CFR 1.63(d)(2) and 1.33(b).)

☐ Consider as the above Statement, Please delete as inventors for this application the following inventors named in the prior application: _____

☐ Foreign priority to _____ Patent application having serial number _____, and a filing date of _____ is hereby claimed under 35 USC 119.

☐ A copy of the priority document is included herewith.☒ An Assignment Transmittal Letter and Assignment of the invention to MOTOROLA, INC.☐ An Information Disclosure Statement (IDS), with _____ PTO-1449, and _____ citation copies.☐ Petition For Extension of Time for parent application of the present Continuation/Division/CIP application☒ Print EFS Inventor Information Sheet(s).

10/20/00
1c956 U.S. PRO

09/20/00
5 0 9 1 2
10/20/00

09593799-102000

☒ Return Receipt Postcard

☐ Preliminary Amendment

☐ Please cancel filed claims _____.

☐ Incorporation by Reference (for Continuation/Division application) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

☐ Since the present application is based on a prior US application, please amend the specification by adding the following sentence before the first sentence of the specification: "The present application is based on prior US application No. _____, filed on _____, which is hereby incorporated by reference, and priority thereto for common subject matter is hereby claimed."

☒ The filing fee is calculated as follows:

CLAIMS AS FILED, LESS ANY CANCELED BY AMENDMENT

	NUMBER OF CLAIMS	NUMBER EXTRA	RATE	FEE
TOTAL CLAIMS	17 - 20 =	0	X \$18	= \$0.00
INDEPENDENT CLAIMS	3 - 3 =	0	X \$80	= \$0.00
MULTIPLE DEPENDENT CLAIMS			\$270	= \$0.00
			BASIC FEE	=\$ 710.00
			TOTAL FILING FEE	=\$ 710.00

☒ Please charge Deposit Account No. 13-4772 in the amount of \$ 710.00 for the Total Filing Fee.

☒ The Commissioner is hereby authorized to charge any additional fees which may be required now or in the future under 37 CFR 1.16 or 37 CFR 1.17, including any present or future time extension fees which may be required, or credit any overpayment to Deposit Account No. 13-4772

☒ One additional copy of this sheet is enclosed

Please forward all correspondence to:

Customer Number **22917**

By: 

Kenneth A. Haas
Attorney for Applicant(s)
Registration No. 42,614
MOTOROLA, INC.
Phone: (847) 576-0379
Fax: (847) 576-3750

INVENTOR INFORMATION

Inventor One Given Name:: Yuda Y
Family Name:: Luz
Postal Address Line One:: 2211 Avalon Drive
City:: Buffalo Grove
State or Province:: IL
Country:: USA
Postal or Zip Code:: 60089
City of Residence:: Buffalo Grove
State or Province of Residence:: IL
Country of Residence:: USA
Citizenship Country:: Israel
Inventor Two Given Name:: Ron
Family Name:: Rotstein
Postal Address Line One:: 412 Gregg Lane
City:: Buffalo Grove
State or Province:: IL
Country:: USA
Postal or Zip Code:: 60089
City of Residence:: Buffalo Grove
State or Province of Residence:: IL
Country of Residence:: USA
Citizenship Country:: Israel
Inventor Three Given Name:: Gregory
Family Name:: Agami
Postal Address Line One:: 520 S. Rammer Avenue
City:: Arlington Heights
State or Province:: IL
Country:: USA
Postal or Zip Code:: 60004
City of Residence:: Arlington Heights
State or Province of Residence:: IL
Country of Residence:: USA
Citizenship Country:: USA

CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 22917
Fax One:: (847) 576-3750

APPLICATION INFORMATION

Title Line One:: Automatic Gain Control with Digital Filt
Title Line Two:: ering for Radio-Frequency Communications
Title Line Three:: System
Total Drawing Sheets:: 3
Formal Drawings?: Yes
Application Type:: Utility

000001 654E6960

Docket Number:: CE08159R
Secrecy Order in Parent Appl.?:: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 22917

Source:: PrintEFS Version 1.0.1

000201" 66/28590

056923 = 100000

056923 = 100000

056923 = 100000

056923 = 100000

056923 = 100000

5 Analog filters in the radio frequency,
intermediate frequency, and baseband ranges are
typically used to mitigate out-of-band interference.
Disadvantageously, analog filters can be expensive,
especially for the higher frequencies.

10

15

20

30

25

30

35

FIG. 6 illustrates frequency response comparisons as between an "ideal" IF filter and a "practical" IF filter.

Corresponding reference characters indicate corresponding components throughout the several views of the drawings.

DETAILED DESCRIPTION OF THE DRAWINGS

The present invention advantageously addresses the needs above as well as other needs by providing a method and apparatus for digitally filtered automatic gain control.

In one embodiment, the invention may be characterized as an automatic gain control that includes a digital lowpass filter for filtering a series of digital samples generated by an analog-to-digital converter to generate a lowpass filtered digital sample series; a power averager coupled to the digital lowpass filter for calculating an average power of the lowpass filtered digital sample series; and a lookup table coupled to the power averager for setting the selectable gain of an amplifier coupled to the analog-to-digital converter as a function of the average power.

FIG. 1 is a block diagram of a typical radio frequency communications receiver 100 using a conventional automatic gain control (AGC). Shown are an antenna 102, a radio frequency filter circuit 104, an intermediate frequency converter 106, an intermediate frequency (IF) filter 108A, herein provided as an "ideal" IF filter, an intermediate frequency amplifier 110, an automatic gain control (AGC) circuit 112, a demodulator 114, an analog-to-digital (A/D) converter 118, and a digital receiver 120.

The antenna 102 receives as input a radio frequency signal containing the signal channels. The radio frequency signal may be transmitted from any source of radio frequency signals, for example, a

09693780 = 150000

09693780 = 150000

09693780 = 150000

00593739.102000

converter 106, an intermediate frequency (IF) filter 108B, herein a "practical" IF filter embodiment, an intermediate frequency amplifier 110, a filtered automatic gain control 202, a demodulator 114, an analog-to-digital (A/D) converter 118, a digital receiver 120, and a finite impulse response lowpass filter 122.

The automatic gain control 202 includes a first decimator 204, a digital infinite impulse response filter 206, a second decimator 208, an average power estimator 210, and a gain look-up table 212.

In operation, the radio frequency communications receiver 200 is similar to that of FIG. 1 except as follows. The analog-to-digital converter 118 samples the filtered complex baseband signal to provide an adequate sampling output for the digital finite impulse response filter 122 at a sampling rate of, for example, four times the Nyquist sampling rate. The analog-to-digital converter 118 digitizes the complex baseband signal to a series of complex digital samples, i.e., two separate series of digital samples that are representative of the real (in-phase) and imaginary (quadrature-phase) components of the communications signal respectively. The two series of digital samples output by the analog-to-digital converter 118 are then received as input by the digital finite impulse response lowpass filter 122. The digital finite impulse response lowpass filter 122 further removes out-of-band interference and outputs a digital output signal to the digital receiver 120. The digital finite impulse response lowpass filter 122 and the digital receiver 120 may be implemented in hardware or software according to well known techniques.

The filtered automatic gain control 202 receives as input the two series of digital samples from the analog-to-digital converter 118. Assuming

that the front-end analog filters have sufficiently removed interference at frequencies higher than the Nyquist rate, the two series of digital samples may be decimated by a factor of two by the first decimator 204 without risk of aliasing. By reducing the sample rate by half, the first decimator 204 relaxes the performance required of the digital infinite impulse response filter 206.

The digital infinite impulse response filter 206 attenuates out-of-band interference between half the Nyquist rate and the Nyquist rate from the decimated digital samples output by the first decimator 204. The digital infinite impulse response filter 206 in this example has the desirable characteristics of simple implementation and minimal delay, however other types of filters may be used to remove frequencies between half the Nyquist rate and the Nyquist rate to suit specific applications.

The second decimator 208 again reduces the sample rate by half to relax the performance requirements of the average power estimator 210. The average power estimator calculates an average power estimate as a running average of the signal power, for example, by calculating a sum of the squares of the two series of digital samples received from the second decimator 208. The average power estimate is generated as output to the lookup table 212.

The lookup table 212 contains amplifier gain coefficients for each average power estimate. The amplifier gain coefficients are precalculated as a function of the average power estimate, for example, the scalar factor between each average power estimate and the desired average output power within the dynamic range of the analog-to-digital converter 118. Each amplifier gain coefficient adjusts the gain of the

09593799.102000

intermediate frequency amplifier 110 to minimize the difference between the corresponding average power estimate and the desired average output power within the dynamic range of the analog-to-digital converter 118, thereby maintaining the average power of the amplified intermediate frequency signal at the full usable dynamic range of the analog-to-digital converter 118. Because interference signal power may be higher than the communications signal power, some of the higher order bits of the analog-to-digital converter 118, for example, the two most significant bits, are reserved as headroom to avoid overflow or clipping of the communications signal. Some of the lower order bits of the analog-to-digital converter 118, for example, the two least significant bits, are used for precision in the digital infinite impulse response filter 206. The remaining bits of the analog-to-digital converter 118, for example, the middle four bits, are extracted by the digital finite impulse response lowpass filter 122 to filter the baseband signal for the digital receiver 120. In this example, an eight-bit analog-to-digital converter may be used for the analog-to-digital converter 118.

FIG. 3 is a block diagram of an infinite impulse response filter 206 for the automatic gain control of FIG. 2 that can provide 20 dB attenuation between 0.8 of the Nyquist rate and 1.0 of the Nyquist rate. Identical infinite impulse response filters 206 may be used for each of the two series of digital samples. While the digital finite impulse response lowpass filter 122 is used for baseband filtering at the digital receiver 120 because of its low phase and magnitude distortion in the filtered digital baseband, the digital infinite impulse response lowpass filter 206 is a preferred choice for the filtered automatic

gain control 202 because it is simple to implement and incurs minimal time delay in the signal. Also, the relatively greater phase distortion of an infinite impulse response (IIR) filter compared to a finite impulse response filter do not adversely affect the calculation of the average power by the average power estimator 210.

By way of example, for code division multiple access (CDMA) applications requiring compliance with the CDMA2000 standard in which each channel has, for example, a bandwidth of 3.6864 MHz, the infinite impulse response filter 206 may be described by the following transfer function:

$$H(z) = \frac{0.3125(1+z^{-1})^2}{(1+0.5jz^{-1})(1-0.5jz^{-1})} \quad (1)$$

The transfer function (1) may be implemented in either hardware or software as shown in FIG. 3 by a first sum function 302, a first sum register 304, a first unit delay 306, a third sum function 308, a second unit delay 310, a first multiplier 312, a second multiplier 314, a second sum function 316, a second sum register 318, a third sum register 320, and a third multiplier 322.

In operation, the output of the first decimator 204 is received as an N-bit wide input and summed by the first sum function 302. The output of the sum function 302 is stored in the first sum register 304. The first sum register 304 is N+1 bits wide, which is one bit wider than the output of the analog-to-digital converter 118, to accommodate the output of the first sum function 302.

09693799.102000

The output of the first sum register 304 is delayed one sample period by the first unit delay 306 to generate a first delayed sum.

The first delayed sum output from the first
5 unit delay 306 is multiplied by two by the first
multiplier 312 and is delayed one sample period by the
second unit delay 310 to generate a second delayed sum.
The second delayed sum is multiplied by -0.25 by the
second multiplier 314. The output of the second
10 multiplier 314 is summed by the first sum function 302.
The second delayed sum and the output of the first
multiplier 312 are summed by the second sum function
316.

The output of the second sum function 316 is stored in the second sum register 318. The second sum register 318 is one bit wider than the output of the analog-to-digital converter 118 to accommodate the output of the second sum function 316. The output of the second sum register 318 and the output of the first sum register 304 are summed by the third sum function 308. The output of the third sum function 308 is stored in the third sum register 320. The third sum register 320 is two bits wider than the output of the analog-to-digital converter 118 to accommodate the output of the third sum function 308.

The output of the third sum register 320 is multiplied by 0.3125 by the third multiplier 322 to normalize the output of the third multiplier 322 to the digital sample series received as input by the first sum function 302. The output of the third multiplier 322 has the same number of bits N as the analog-to-digital converter 118 and is the lowpass filtered output of the infinite impulse response lowpass filter 206.

CLAIMS

What is claimed is:

1. An automatic gain control comprising:
- 5 a digital lowpass filter for filtering a series of digital samples generated by an analog-to-digital converter to generate a lowpass filtered digital sample series;
- a power averager coupled to the digital lowpass
- 10 filter for calculating an average power of the lowpass filtered digital sample series; and
- a lookup table coupled to the power averager for setting a selectable gain of an amplifier coupled to the analog-to-digital converter as a function of the
- 15 average power.

2. The automatic gain control of Claim 1 wherein the digital lowpass filter is an infinite impulse response digital lowpass filter.
- 20

3. The automatic gain control of Claim 2 wherein the infinite impulse response digital lowpass filter has a transfer function that may be expressed as:
- 25

$$H(z) = \frac{\sum_m b_m z^{-m}}{\sum_n a_n z^{-n}}.$$

4. The automatic gain control of Claim 2 wherein the infinite impulse response digital lowpass
- 30 filter comprises:

a first sum function for receiving as input a series of digital samples and for generating a first sum;


```
$ period to generate a first delayed sum:
```

a first multiplier coupled to the first unit delay
10 for multiplying the first delayed sum by two;

a second sum function coupled to the second unit
15 delay and the first multiplier for generating a second
sum:

a second sum register coupled to the second sum function for storing the second sum;

a third sum function coupled to the first sum
20 register and the second sum register for generating a
third sum;

a third sum register coupled to the third sum function for storing the third sum; and

a third multiplier coupled to the third sum
25 register for multiplying the third sum by a second
constant to generate a normalized lowpass filtered
output.

5. The automatic gain control of Claim 1
30 wherein the lowpass filter attenuates frequencies
between half Nyquist rate and Nyquist rate.

6. The automatic gain control of Claim 1
wherein the lookup table sets the selectable gain of
35 the amplifier so that the amplified signal has constant

average power within the dynamic range of the analog-to-digital converter.

000000.000000

7. An automatic gain control comprising:
- a first decimator for generating a first decimated digital sample series from a series of digital samples generated by an analog-to-digital converter;
 - an infinite impulse response digital lowpass filter coupled to the first decimator for filtering the first decimated digital sample series to generate a filtered digital sample series;
 - a second decimator coupled to the infinite impulse response digital lowpass filter for generating a second decimated digital sample series from the filtered digital sample series;
 - a power averager coupled to the second decimator for calculating an average power of the second decimated sample series;
 - and a lookup table coupled to the power averager for setting a selectable gain of an intermediate frequency amplifier coupled to the analog-to-digital converter as a function of the average power.

000001.000000

8. A method for automatic gain control comprising the following steps:

amplifying a communications signal according to a
5 selectable gain to generate an amplified communications signal;

digitizing the amplified communications signal to generate a series of digital samples representative of the amplified communications signal;

10 lowpass filtering the series of digital samples to generate a lowpass filtered digital sample series;

calculating an average power of the lowpass filtered digital sample series; and

15 setting the selectable gain of the amplifier as a function of the average power.

9. The method of Claim 8 wherein the step of lowpass filtering includes lowpass filtering by an infinite impulse response digital lowpass filter.

20

10. The method of Claim 9 wherein the infinite impulse response digital lowpass filter has a transfer function that may be expressed as:

$$H(z) = \frac{\sum_m b_m z^{-m}}{\sum_n a_n z^{-n}}.$$

25

11. The method of Claim 9 wherein the infinite impulse response digital lowpass filter comprises:

a first sum function for receiving as input a
30 series of digital samples and for generating a first sum;

a first sum register coupled to the first sum function for storing the first sum;

000001.102000 09593795

a first unit delay coupled to the first sum register for delaying the first sum by one sample period to generate a first delayed sum;

a second unit delay coupled to the first unit
5 delay for delaying the first sum by two sample periods to generate a second delayed sum;

a first multiplier coupled to the first unit delay for multiplying the first delayed sum by two;

a second multiplier coupled to the second unit
10 delay for multiplying the second delayed sum by a first constant;

a second sum function coupled to the second unit delay and the first multiplier for generating a second sum;

15 a second sum register coupled to the second sum function for storing the second sum;

a third sum function coupled to the first sum register and the second sum register for generating a third sum;

20 a third sum register coupled to the third sum function for storing the third sum; and

a third multiplier coupled to the third sum register for multiplying the third sum by a second constant to generate a normalized lowpass filtered
25 output.

12. The method of Claim 8 wherein the step of lowpass filtering attenuates frequencies between half Nyquist rate and Nyquist rate.

30

13. The method of Claim 8 wherein the step of setting the selectable gain includes setting the gain of the amplifier so that the amplified signal has constant average power within the dynamic range of the
35 series of digital samples.

000001.000000

14. The method of Claim 8 wherein the step
of digitizing includes sampling the amplified
communications signal at a sample rate of at least two
5 times Nyquist rate.

15. The method of Claim 8 wherein the step
of digitizing includes sampling the amplified
communications signal at a sample rate of at least four
10 times Nyquist rate.

16. The method of Claim 8 further comprising
the step of decimating the series of digital samples
before the step of lowpass filtering.
15

17. The method of Claim 8 further comprising
the step of decimating the lowpass filtered digital
sample series before the step of calculating an average
power.
20

09603780-102000

2025 RELEASE UNDER E.O. 14176

**AUTOMATIC GAIN CONTROL WITH DIGITAL FILTERING FOR
RADIO-FREQUENCY COMMUNICATIONS SYSTEMS**

ABSTRACT OF THE DISCLOSURE

5

An automatic gain control includes a digital
lowpass filter for filtering a series of digital
samples generated by an analog-to-digital converter to
generate a lowpass filtered digital sample series; a
10 power averager coupled to the digital lowpass filter
for calculating an average power of the lowpass
filtered digital sample series; and a lookup table
coupled to the power averager for setting a selectable
gain of an amplifier coupled to the analog-to-digital
15 converter as a function of the average power.

08683799-102000




FIG. 1







FIG. 2

**FIG. 4****FIG. 5****FIG. 6**

PATENT APPLICATION DECLARATION
COMBINED WITH POWER OF ATTORNEY

Attorney's Docket No.: CE08159R



Regular (Utility)



Design Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

AUTOMATIC GAIN CONTROL WITH DIGITAL FILTERING FOR RADIO-FREQUENCY
COMMUNICATIONS SYSTEM

the specification of which:



is attached hereto



was filed on: _____

as U.S. Serial No.: _____

and was amended on _____

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 CFR § 1.56(a).

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate or 365(a) of any PCT international application which designated at least one country other than the United states of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):



no such application(s) filed



such application(s) identified as
follows:

Application Number	Country	Date of Filing (day, month, year)	Priority Claimed	
			<input type="checkbox"/> Yes	<input type="checkbox"/> No
			<input type="checkbox"/> Yes	<input type="checkbox"/> No

CE08159R

I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional application(s) listed below:

Provisional Application Serial No.: _____

Provisional Application Filing Date: _____

I hereby claim the priority benefit under 35 USC §120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 USC 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

Prior U.S. Application(s):



no such application(s) filed



such application(s) identified as follows:

U.S. Parent Application No. or PCT Parent No.	Filing Date (day, month, year)	Status (Patented, Pending, Abandoned)

AS A NAMED INVENTOR, I HEREBY APPOINT THE FOLLOWING REGISTERED ATTORNEY(S) OR AGENT(S) TO PROSECUTE THIS APPLICATION AND TO TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH:

CUSTOMER NUMBER 22917

Send correspondence to Customer Number **22917**

Address all telephone calls to:

Kenneth A. Haas at (847) 576-0379

Fax (847) 576-3750

06937

Full name of second-named joint inventor <u>RON ROTSTEIN</u>		
Inventor's signature <u>[Signature]</u>	Date <u>10/13/00</u>	
Residence <u>Buffalo Grove</u>	IL	
City	State or Foreign Country	
Citizenship <u>Israel</u>		
Country		
Post Office Address <u>412 Gregg Lane</u>	Street Address	
Buffalo Grove	IL	60089
City	State or Country	Zip Code

000201-6628960

Full name of third-named joint inventor <u>GREGORY AGAMI</u>		
Inventor's signature <u><i>G. Agami</i></u>	Date <u>10/19/00</u>	
Residence <u>Chicago ^{GA} Arlington Heights</u>	IL	
City	State or Foreign Country	
Citizenship <u>USA</u>	Country	
Post Office Address <u>2618 N. Orchard Street #2 ^{GA} 520 S. Rammer Ave</u>	Street Address	
Chicago ^{GA} Arlington Heights	IL	60614 ^{GA} 60004
City	State or Country	Zip Code